Exam 6: System Integration and Performance
Exam 1: Computer Technology: Your Need To Know60 Questions
Exam 2: Introduction to Systems Architecture90 Questions
Exam 3: Data Representation100 Questions
Exam 4: Processor Technology and Architecture103 Questions
Exam 5: Data Storage Technology100 Questions
Exam 6: System Integration and Performance100 Questions
Exam 7: Input/Output Technology99 Questions
Exam 8: Data and Network Communication Technology100 Questions
Exam 9: Computer Networks75 Questions
Exam 10: Application Development76 Questions
Exam 11: Operating Systems75 Questions
Exam 12: File and Secondary Storage Management77 Questions
Exam 13: Internet and Distributed Application Services93 Questions
Exam 14: System Administration75 Questions
Select questions type
The memory bus has a much higher data transfer rate than the system bus because of its shorter length, higher clock rate, and (in most computers) large number of parallel communication lines.
(True/False)
5.0/5
(83)
A system bus connects computer system components, including the CPU, memory, storage, and I/O devices.
(True/False)
4.7/5
(89)
Peer-to-peer bus protocols are substantially less complex but more expensive than master-slave bus protocols.
(True/False)
4.8/5
(81)
One way to limit wait states is to use an SDRAM cache between the CPU and SRAM primary storage.
(True/False)
4.8/5
(78)
Like a buffer, a(n) ____________________ is a reserved area of high-speed memory (usually RAM) that improves system performance.
(Short Answer)
4.9/5
(82)
With ____ compression, any data input that's compressed and then decompressed is exactly the same as the original input.
(Multiple Choice)
4.8/5
(89)
A(n) ____ is a communication pathway from the CPU to a peripheral device.
(Multiple Choice)
4.8/5
(75)
A ____ is a reserved area of main memory accessed on a last-in, first-out (LIFO) basis.
(Multiple Choice)
5.0/5
(70)
When multiple processors occupy a single motherboard, they share primary storage and a single system bus.
(True/False)
4.7/5
(80)
A ____ is a processor that guesses what data will be requested in the near future and loads this data from the storage device into the cache before it's actually requested.
(Multiple Choice)
4.9/5
(93)
If the CPU is idle while a device completes an access request, the CPU cycles that could have been (but weren't) devoted to instruction execution are called ____.
(Multiple Choice)
4.8/5
(79)
A(n) ____________________ can improve system performance when two devices have different data transfer rates, as when copying music files from a PC to an iPod via a USB 2.0 connection.
(Short Answer)
4.9/5
(82)
____________________ buses connect a subset of computer components and are specialized for these components' characteristics and communication between them.
(Short Answer)
4.9/5
(82)
The term ____ describes the ratio of data size in bits or bytes before and after compression.
(Multiple Choice)
4.8/5
(84)
Using data compression alters the balance of processor resources and communication or storage resources in a computer system.
(True/False)
4.9/5
(74)
____________________ ports enable the CPU and bus to interact with a keyboard in the same way they interact with a disk drive or video display.
(Short Answer)
4.8/5
(88)
When the CPU is the focus of all computer activity, it's also the ____.
(Multiple Choice)
4.9/5
(73)
Showing 61 - 80 of 100
Filters
- Essay(0)
- Multiple Choice(0)
- Short Answer(0)
- True False(0)
- Matching(0)